Skip to content

Commit 08c1ee2

Browse files
authored
SAPPHIRERAPIDS support added (#1555)
* Intel Arrow Lake 200 added * added SAPPHIRERAPIDS support * changed naming from SAPPHIRERAPIDS to SapphireRapids
1 parent 77f3de2 commit 08c1ee2

1 file changed

Lines changed: 12 additions & 4 deletions

File tree

LibreHardwareMonitorLib/Hardware/Cpu/IntelCpu.cs

Lines changed: 12 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -230,6 +230,10 @@ public IntelCpu(int processorIndex, CpuId[][] cpuId, ISettings settings) : base(
230230
case 0xBD: // Intel Core Ultra 5/7 200 Series LunarLake
231231
_microArchitecture = MicroArchitecture.LunarLake;
232232
tjMax = GetTjMaxFromMsr();
233+
break;
234+
case 0x8F: // Intel Xeon W5-3435X // SapphireRapids
235+
_microArchitecture = MicroArchitecture.SapphireRapids;
236+
tjMax = GetTjMaxFromMsr();
233237
break;
234238

235239
default:
@@ -297,7 +301,8 @@ public IntelCpu(int processorIndex, CpuId[][] cpuId, ISettings settings) : base(
297301
case MicroArchitecture.SandyBridge:
298302
case MicroArchitecture.Silvermont:
299303
case MicroArchitecture.Skylake:
300-
case MicroArchitecture.TigerLake:
304+
case MicroArchitecture.TigerLake:
305+
case MicroArchitecture.SapphireRapids:
301306
case MicroArchitecture.Tremont:
302307
if (Ring0.ReadMsr(MSR_PLATFORM_INFO, out eax, out uint _))
303308
_timeStampCounterMultiplier = (eax >> 8) & 0xff;
@@ -413,7 +418,8 @@ MicroArchitecture.RocketLake or
413418
MicroArchitecture.SandyBridge or
414419
MicroArchitecture.Silvermont or
415420
MicroArchitecture.Skylake or
416-
MicroArchitecture.TigerLake or
421+
MicroArchitecture.TigerLake or
422+
MicroArchitecture.SapphireRapids or
417423
MicroArchitecture.Tremont)
418424
{
419425
_powerSensors = new Sensor[_energyStatusMsrs.Length];
@@ -617,7 +623,8 @@ public override void Update()
617623
case MicroArchitecture.SandyBridge:
618624
case MicroArchitecture.Silvermont:
619625
case MicroArchitecture.Skylake:
620-
case MicroArchitecture.TigerLake:
626+
case MicroArchitecture.TigerLake:
627+
case MicroArchitecture.SapphireRapids:
621628
case MicroArchitecture.Tremont:
622629
_coreClocks[i].Value = (float)(((eax >> 8) & 0xff) * newBusClock);
623630
break;
@@ -709,7 +716,8 @@ private enum MicroArchitecture
709716
Skylake,
710717
TigerLake,
711718
Tremont,
712-
RaptorLake,
719+
RaptorLake,
720+
SapphireRapids,
713721
Unknown
714722
}
715723

0 commit comments

Comments
 (0)