Skip to content

Commit f8452e4

Browse files
liuyx1314rkhuangtao
authored andcommitted
dt-bindings: screen-timing: set h381dln01 75fps, add screen-width and screen-hight
Change-Id: I88166845112a2c17c86a44a6c43bdea4ac26347f Signed-off-by: Zorro Liu <lyx@rock-chips.com>
1 parent d8cbb1a commit f8452e4

1 file changed

Lines changed: 21 additions & 19 deletions

File tree

include/dt-bindings/display/screen-timing/lcd-h381dln01-1080x1200-double.dtsi

Lines changed: 21 additions & 19 deletions
Original file line numberDiff line numberDiff line change
@@ -292,24 +292,26 @@ disp_timings: display-timings {
292292
native-mode = <&timing0>;
293293
compatible = "rockchip,display-timings";
294294
timing0: timing0 {
295-
screen-type = <SCREEN_DUAL_MIPI>;
296-
lvds-format = <LVDS_8BIT_2>;
297-
out-face = <OUT_P888>;
298-
clock-frequency = <278154000>;
299-
hactive = <2160>; //1080
300-
vactive = <1200>;
301-
hback-porch = <180>;
302-
hfront-porch = <200>;
303-
vback-porch = <3>;
304-
vfront-porch = <6>;
305-
hsync-len = <10>;
306-
vsync-len = <3>;
307-
hsync-active = <0>;
308-
vsync-active = <0>;
309-
de-active = <0>;
310-
pixelclk-active = <0>;
311-
swap-rb = <0>;
312-
swap-rg = <0>;
313-
swap-gb = <0>;
295+
screen-type = <SCREEN_DUAL_MIPI>;
296+
lvds-format = <LVDS_8BIT_2>;
297+
out-face = <OUT_P888>;
298+
clock-frequency = <231795000>; /* 185436000 60fps, 231795000 75fps, 278154000 90fps */
299+
hactive = <2160>; //1080
300+
vactive = <1200>;
301+
hback-porch = <180>;
302+
hfront-porch = <200>;
303+
vback-porch = <3>;
304+
vfront-porch = <6>;
305+
hsync-len = <10>;
306+
vsync-len = <3>;
307+
hsync-active = <0>;
308+
vsync-active = <0>;
309+
de-active = <0>;
310+
pixelclk-active = <0>;
311+
swap-rb = <0>;
312+
swap-rg = <0>;
313+
swap-gb = <0>;
314+
screen-width = <130>;
315+
screen-hight = <72>;
314316
};
315317
};

0 commit comments

Comments
 (0)