Skip to content

Commit 7be137a

Browse files
liuyx1314rkhuangtao
authored andcommitted
dt-bindings: screen-timing: Add RAYKEN RK055AUWI5003 single channel MIPI screen dts
Change-Id: I2e2e9b30bdb19be765cecd38f31e651872d03e82 Signed-off-by: Zorro Liu <lyx@rock-chips.com>
1 parent f8452e4 commit 7be137a

1 file changed

Lines changed: 288 additions & 0 deletions

File tree

Lines changed: 288 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,288 @@
1+
/*
2+
*
3+
* Copyright (c) 2016 Fuzhou Rockchip Electronics Co., Ltd
4+
*
5+
* This file is dual-licensed: you can use it either under the terms
6+
* of the GPL or the X11 license, at your option. Note that this dual
7+
* licensing only applies to this file, and not this project as a
8+
* whole.
9+
*
10+
* a) This file is free software; you can redistribute it and/or
11+
* modify it under the terms of the GNU General Public License as
12+
* published by the Free Software Foundation; either version 2 of the
13+
* License, or (at your option) any later version.
14+
*
15+
* This file is distributed in the hope that it will be useful,
16+
* but WITHOUT ANY WARRANTY; without even the implied warranty of
17+
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18+
* GNU General Public License for more details.
19+
*
20+
* Or, alternatively,
21+
*
22+
* b) Permission is hereby granted, free of charge, to any person
23+
* obtaining a copy of this software and associated documentation
24+
* files (the "Software"), to deal in the Software without
25+
* restriction, including without limitation the rights to use,
26+
* copy, modify, merge, publish, distribute, sublicense, and/or
27+
* sell copies of the Software, and to permit persons to whom the
28+
* Software is furnished to do so, subject to the following
29+
* conditions:
30+
*
31+
* The above copyright notice and this permission notice shall be
32+
* included in all copies or substantial portions of the Software.
33+
*
34+
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
35+
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
36+
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
37+
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
38+
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
39+
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
40+
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
41+
* OTHER DEALINGS IN THE SOFTWARE.
42+
* author: lyx@rock-chips.com
43+
* create date: 2016-04-05
44+
* resolution: 1440 X 2560
45+
* mipi channel: single
46+
*/
47+
48+
/* about mipi */
49+
disp_mipi_init: mipi_dsi_init{
50+
compatible = "rockchip,mipi_dsi_init";
51+
rockchip,screen_init = <1>;
52+
rockchip,dsi_lane = <4>;
53+
rockchip,dsi_hs_clk = <1000>;
54+
rockchip,mipi_dsi_num = <2>;
55+
};
56+
57+
disp_mipi_power_ctr: mipi_power_ctr {
58+
compatible = "rockchip,mipi_power_ctr";
59+
/*
60+
mipi_lcd_rst:mipi_lcd_rst {
61+
compatible = "rockchip,lcd_rst";
62+
rockchip,gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
63+
rockchip,delay = <100>;
64+
};
65+
66+
mipi_lcd_en:mipi_lcd_en {
67+
compatible = "rockchip,lcd_en";
68+
rockchip,gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>;
69+
rockchip,delay = <20>;
70+
};
71+
*/
72+
};
73+
74+
disp_mipi_init_cmds: screen-on-cmds {
75+
rockchip,cmd_debug = <0>;
76+
compatible = "rockchip,screen-on-cmds";
77+
rockchip,on-cmds1 {
78+
compatible = "rockchip,on-cmds";
79+
rockchip,cmd_type = <LPDT>;
80+
rockchip,dsi_id = <2>;
81+
rockchip,cmd = <0x23 0xb0 0x00>;
82+
rockchip,cmd_delay = <0>;
83+
};
84+
85+
rockchip,on-cmds2 {
86+
compatible = "rockchip,on-cmds";
87+
rockchip,cmd_type = <LPDT>;
88+
rockchip,dsi_id = <2>;
89+
rockchip,cmd = <0x23 0xd6 0x01>;
90+
rockchip,cmd_delay = <120>;
91+
};
92+
93+
rockchip,on-cmds3 {
94+
compatible = "rockchip,on-cmds";
95+
rockchip,cmd_type = <LPDT>;
96+
rockchip,dsi_id = <2>;
97+
rockchip,cmd = <0x29 0xb3 0x18 0x00 0x00>;
98+
rockchip,cmd_delay = <0>;
99+
};
100+
101+
rockchip,on-cmds4 {
102+
compatible = "rockchip,on-cmds";
103+
rockchip,cmd_type = <LPDT>;
104+
rockchip,dsi_id = <2>;
105+
rockchip,cmd = <0x23 0xb4 0x00>;
106+
rockchip,cmd_delay = <0>;
107+
};
108+
109+
rockchip,on-cmds5 {
110+
compatible = "rockchip,on-cmds";
111+
rockchip,cmd_type = <LPDT>;
112+
rockchip,dsi_id = <2>;
113+
rockchip,cmd = <0x29 0xb6 0x3a 0xd3>;
114+
rockchip,cmd_delay = <20>;
115+
};
116+
117+
rockchip,on-cmds6 {
118+
compatible = "rockchip,on-cmds";
119+
rockchip,cmd_type = <LPDT>;
120+
rockchip,dsi_id = <2>;
121+
rockchip,cmd = <0x23 0xbe 0x04>;
122+
rockchip,cmd_delay = <120>;
123+
};
124+
125+
rockchip,on-cmds7 {
126+
compatible = "rockchip,on-cmds";
127+
rockchip,cmd_type = <LPDT>;
128+
rockchip,dsi_id = <2>;
129+
rockchip,cmd = <0x29 0xc3 0x00 0x00 0x00>;
130+
rockchip,cmd_delay = <0>;
131+
};
132+
133+
rockchip,on-cmds8 {
134+
compatible = "rockchip,on-cmds";
135+
rockchip,cmd_type = <LPDT>;
136+
rockchip,dsi_id = <2>;
137+
rockchip,cmd = <0x23 0xc5 0x00>;
138+
rockchip,cmd_delay = <20>;
139+
};
140+
141+
rockchip,on-cmds9 {
142+
compatible = "rockchip,on-cmds";
143+
rockchip,cmd_type = <LPDT>;
144+
rockchip,dsi_id = <2>;
145+
rockchip,cmd = <0x29 0xc0 0x00 0x00 0x00 0x00>;
146+
rockchip,cmd_delay = <0>;
147+
};
148+
149+
rockchip,on-cmds10 {
150+
compatible = "rockchip,on-cmds";
151+
rockchip,cmd_type = <LPDT>;
152+
rockchip,dsi_id = <2>;
153+
rockchip,cmd = <0x29 0xc1 0x00 0x61 0x00 0x30 0x29 0x10 0x19 0x63 0x61 0xb4 0xe6 0xdc 0x7b 0xef 0x39 0xd7 0xda 0x08 0x8c 0xb1 0x08 0x54 0x82 0x00 0x00 0x00 0x00 0x00 0x02 0x63 0x27 0x03 0x00 0xff 0x11>;
154+
rockchip,cmd_delay = <0>;
155+
};
156+
157+
rockchip,on-cmds11 {
158+
compatible = "rockchip,on-cmds";
159+
rockchip,cmd_type = <LPDT>;
160+
rockchip,dsi_id = <2>;
161+
rockchip,cmd = <0x29 0xc2 0x08 0x0a 0x00 0x04 0x04 0xf0 0x00 0x04>;
162+
rockchip,cmd_delay = <0>;
163+
};
164+
165+
rockchip,on-cmds12 {
166+
compatible = "rockchip,on-cmds";
167+
rockchip,cmd_type = <LPDT>;
168+
rockchip,dsi_id = <2>;
169+
rockchip,cmd = <0x29 0xc4 0x70 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x05 0x01>;
170+
rockchip,cmd_delay = <0>;
171+
};
172+
173+
rockchip,on-cmds13 {
174+
compatible = "rockchip,on-cmds";
175+
rockchip,cmd_type = <LPDT>;
176+
rockchip,dsi_id = <2>;
177+
rockchip,cmd = <0x29 0xc6 0x5a 0x00 0x2d 0x03 0x01 0x02 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x06 0x15 0x08 0x5a>;
178+
rockchip,cmd_delay = <0>;
179+
};
180+
181+
rockchip,on-cmds14 {
182+
compatible = "rockchip,on-cmds";
183+
rockchip,cmd_type = <LPDT>;
184+
rockchip,dsi_id = <2>;
185+
rockchip,cmd = <0x29 0xcb 0xff 0xff 0xff 0xff 0x00 0x00 0x00 0x00 0x54 0xe0 0x07 0x2a 0xe0 0x00 0x00>;
186+
rockchip,cmd_delay = <0>;
187+
};
188+
189+
rockchip,on-cmds15 {
190+
compatible = "rockchip,on-cmds";
191+
rockchip,cmd_type = <LPDT>;
192+
rockchip,dsi_id = <2>;
193+
rockchip,cmd = <0x23 0xcc 0x32>;
194+
rockchip,cmd_delay = <0>;
195+
};
196+
197+
rockchip,on-cmds16 {
198+
compatible = "rockchip,on-cmds";
199+
rockchip,cmd_type = <LPDT>;
200+
rockchip,dsi_id = <2>;
201+
rockchip,cmd = <0x29 0xd7 0x82 0xff 0x21 0x8e 0x8c 0xf1 0x87 0x3f 0x7e 0x10 0x00 0x00 0x8f>;
202+
rockchip,cmd_delay = <0>;
203+
};
204+
205+
rockchip,on-cmds17 {
206+
compatible = "rockchip,on-cmds";
207+
rockchip,cmd_type = <LPDT>;
208+
rockchip,dsi_id = <2>;
209+
rockchip,cmd = <0x29 0xd9 0x00 0x00>;
210+
rockchip,cmd_delay = <0>;
211+
};
212+
213+
rockchip,on-cmds18 {
214+
compatible = "rockchip,on-cmds";
215+
rockchip,cmd_type = <LPDT>;
216+
rockchip,dsi_id = <2>;
217+
rockchip,cmd = <0x29 0xd0 0x11 0x17 0x14 0xfd>;
218+
rockchip,cmd_delay = <0>;
219+
};
220+
221+
rockchip,on-cmds19 {
222+
compatible = "rockchip,on-cmds";
223+
rockchip,cmd_type = <LPDT>;
224+
rockchip,dsi_id = <2>;
225+
rockchip,cmd = <0x29 0xd2 0xcd 0x2b 0x2b 0x33 0x12 0x33 0x33 0x33 0x77 0x77 0x33 0x33 0x33 0x00 0x00 0x00>;
226+
rockchip,cmd_delay = <0>;
227+
};
228+
229+
rockchip,on-cmds20 {
230+
compatible = "rockchip,on-cmds";
231+
rockchip,cmd_type = <LPDT>;
232+
rockchip,dsi_id = <2>;
233+
rockchip,cmd = <0x29 0xd5 0x06 0x00 0x00 0x01 0x40 0x01 0x40>;
234+
rockchip,cmd_delay = <0>;
235+
};
236+
237+
rockchip,on-cmds21 {
238+
compatible = "rockchip,on-cmds";
239+
rockchip,cmd_type = <LPDT>;
240+
rockchip,dsi_id = <2>;
241+
rockchip,cmd = <0x29 0xc7 0x00 0x10 0x17 0x21 0x2f 0x3d 0x48 0x58 0x3c 0x44 0x50 0x5d 0x66 0x6c 0x75 0x00 0x10 0x17 0x21 0x2f 0x3d 0x48 0x58 0x3c 0x44 0x50 0x5d 0x66 0x6c 0x75>;
242+
rockchip,cmd_delay = <0>;
243+
};
244+
245+
rockchip,on-cmds22 {
246+
compatible = "rockchip,on-cmds";
247+
rockchip,cmd_type = <LPDT>;
248+
rockchip,dsi_id = <2>;
249+
rockchip,cmd = <0x05 0x29>;
250+
rockchip,cmd_delay = <120>;
251+
};
252+
253+
rockchip,on-cmds23 {
254+
compatible = "rockchip,on-cmds";
255+
rockchip,cmd_type = <LPDT>;
256+
rockchip,dsi_id = <2>;
257+
rockchip,cmd = <0x05 0x11>;
258+
rockchip,cmd_delay = <100>;
259+
};
260+
};
261+
262+
disp_timings: display-timings {
263+
native-mode = <&timing0>;
264+
compatible = "rockchip,display-timings";
265+
timing0: timing0 {
266+
screen-type = <SCREEN_DUAL_MIPI>;
267+
lvds-format = <LVDS_8BIT_2>;
268+
out-face = <OUT_P888>;
269+
clock-frequency = <245000000>;
270+
hactive = <1440>;
271+
vactive = <2560>;
272+
hback-porch = <16>;
273+
hfront-porch = <50>;
274+
vback-porch = <20>;
275+
vfront-porch = <20>;
276+
hsync-len = <20>;
277+
vsync-len = <10>;
278+
hsync-active = <0>;
279+
vsync-active = <0>;
280+
de-active = <0>;
281+
pixelclk-active = <0>;
282+
swap-rb = <0>;
283+
swap-rg = <0>;
284+
swap-gb = <0>;
285+
screen-width = <68>;
286+
screen-hight = <120>;
287+
};
288+
};

0 commit comments

Comments
 (0)